ABSTRACT This paper investigates a possibility of application of a virtual inductor realized by an integrated defected ground structure (DGS) to design a front-end circuit in CMOS technology. Two types of DGS are analyzed and found that the inductance realized by a square-shaped DGS achieves smaller size and higher quality factor than an H-shaped DGS. Then, a 15-GHz low phase noise voltage-controlled oscillator (VCO) employing the proposed square-shaped DGS in 0.18-μm 1P6M CMOS technology is designed. The fabricated VCO operates from 15.2 to 16.12 GHz and consumes 5-mW power. The measured phase noise is -132.08 dBc/Hz at 10-MHz offset frequency, and this results in the figure of merit (FoM) and FoM taking account of the area to be 189.1 and 199.9 dB, respectively.
I. INTRODUCTION
Ahigh quality (Q-) factor resonator or an inductor is challenging to realize in Complementary-Metal-OxideSemiconductor (CMOS) technology, yet an essential component for microwave and millimeter-wave front-end circuits [1] . Therefore, a lot of research has been carried out to improve Q-factor of a spiral inductor which is indispensable to design matching circuits, oscillators, amplifiers and so on [2] - [5] . For example, the use of high resistivity substrate [2] , proton bombardment techniques [3] , helium bombardment techniques [4] , and substrate removal by post micromachining [5] were proposed. In [2] , Kim et al. used 8 copper metal layers process and high resistivity substrate to boost inductor Q-factor by at least 50% by reducing substrate losses. The main drawback with this high resistivity substrate method [2] is that the self-resonant frequency of an on-chip inductor decreases due to the increasing capacitance between the bottom metal layer and the substrate.
Lee et al. [3] , used high-energy protons to create a local semi-insulating silicon region for device isolation and realization of high-Q IC inductors. Similarly, in [4] , helium-3 ion bombardment technique was used to create semi-insulating substrate areas, which in return improves the inductor Q-factor by 38%. Later, this inductor was applied to an 8-GHz oscillator, and an 8.5 dB improvement in the phase noise had been achieved. One of the main problems with this bombardment technique [3] , [4] is that it requires an enormous amount of dose which results in less reliability as well as less feasibility. In [5] , inductor was fabricated on both Si and glass wafer using surface micromachining which increases inductor Q-factor almost by 50%. However, all of them require complicated postprocessing of the CMOS wafer which may increase the cost. Furthermore, the patterned ground shield was proposed in [6] to reduce the substrate loss. In that method, a ground plane with slots is inserted between the inductor and the substrate, preventing the electrical field entering from the substrate.
A defected ground structure (DGS) etched on the ground plane of a substrate below a microstrip line (MSL) interrupts the electromagnetic (EM) fields resulting in a notch at a certain frequency [7] , and this results in a virtual inductor of high quality (Q-) factor. The application of DGS has been exploited in microwave and millimeter wave passive circuits such as the wireless power transfer system [7] , band pass filters [8] , antenna [9] , and so on [10] . In addition, DGS was exploited to design a high-performance voltage-controlled oscillator (VCO) on PCB with discrete transistors [11] . However, the application of an integrated DGS as an inductor or a resonator to design a CMOS front-end circuit such as a voltage-controlled oscillator (VCO) has not been reported yet.
In this manuscript, we first propose a new DGS structure to realize a high Q-factor inductor in 0.18 μm CMOS technology and employed it to design a low phase-noise Ku-band VCO. The proposed design offers following advantages: (i) the DGS is etched on the ground plane (M1) below MSL on the top layer (M6), so that the resources on top layer (M6) above the DGS could be used for future design of other system circuit components, and (ii) a smaller size of the chip die area makes the VCO ease of implementation to the advanced CMOS technology, and (iii) The DGS could be fabricated by a standard CMOS process and does not require an additional post-processing method so that no additional cost is required unlikely in [2] - [5] .
II. PROPOSED SQUARE-SHAPE DGS RESONATOR, INDUCTANCE, AND Q-FACTOR
When an MSL excites DGS etched on a ground plane, fields are interrupted resulting in a notch at a certain frequency [6] , and this results in a virtual series inductor. To investigate this, two types of DGS on 1-poly 6-metal (1P6M) 0.18 μm CMOS technology as shown in Fig. 1 is analyzed, where H-shape DGS which are usually used in wireless power transfer system [7] and BPF design [8] , is shown in Fig. 1 (a) with current distribution. As shown, an H-shape DGS consists of two current loops in parallel which makes the equivalent inductance (L EQ ) of the DGS to be half of the inductance of each loop so that the unloaded Q-factor will worsen. To mitigate this problem, we propose a squareshaped DGS as shown in Fig. 1(b) where H-shape DGS is first halved and then area of the square-shaped DGS is made equal to the original H-shape DGS. As shown, the proposed square-shape DGS has only one current loop, and L EQ will be the same as the inductance of each loop of an H-shape DGS.
In the layout of Fig. 1 , the white area is the etched DGS implemented on the M1 layer of 0.18 μm CMOS technology, and a 50 MSL on M6 excites the DGS through a capacitive coupling which is also called an excitation gap. The excitation gap has dimensions of g × k for both DGSs. High Frequency Structure Simulator (HFSS) by ANSYS Inc. is employed to simulate both models of the DGS resonator. A lumped port is inserted into the excitation gap of both DGS to calculate the unloaded Q-factor (Q U ). Then, the self-inductance (L EQ ), resistance (R EQ ), and Q U are calculated by,
where ω = 2π f is the angular frequency, and f is the frequency. R EQ is the total losses resulting from the conduction losses and the dielectric losses of the substrate. While L EQ results from the magnetic current following through the DGS. Fig. 2 shows the comparison of computed L EQ , R EQ and Q U of both DGS. The proposed square-shape DGS resonator has a higher inductance and the unloaded Q-factor (Q U ) than that of a conventional H-shape DGS. In conventional DGS like in antenna or filter, DGS with coupled structure is used to improve coupling whether by narrowing bandwidth or by improving insertion loss [7] - [9] . In our VCO design, DGS is used as an inductor. Then extra capacitor is added to resonate at targeted frequency band. And the equivalent circuit becomes parallel LC circuit which will act as band stop filter (BSF). In the design, the 50 MSL is used only for the field excitation, whereas the values of L DGS , R DGS , and C DGS depend on the size of the DGS. We designed the square-shaped DGS as shown in fig. 1(b) , as BSF on Si substrate with ε r = 4, thickness 200μm and metal thickness h = 0.53μm. We summarize the optimized dimension of the square-shaped DGS in Table 1 . After that, using quasi-static modeling [15] , we extracted a circuit 300 VOLUME 5, NO. 5, SEPTEMBER 2017 model for the square-shaped DGS resonator.
As can be seen in Fig. 1(b) , the extracted equivalent circuit includes inductance L DGS due to the square loop of length H, width W, and thickness d. In addition, the equivalent circuit comprises capacitance C DGS due to the slot of length, g and width, k. The equivalent circuit of the square-shaped DGS resonator is extracted from its physical dimensions where the inductance L DGS is calculated as (2), the slot capacitance C DGS as (3) [7] , and the resistance as (4) . By substituting with the calculated design parameters from Table 1 into (2)-(4) we get the following equivalent circuit parameters L DGS = 0.099 nH, R DGS = 0.39 , and C DGS = 1.9 fF which are in good agreement of EM simulations as shown in Fig. 2(a) and (b) , respectively.
III. FIELD DISTRIBUTION AND POSSIBILITY OF AREA REUSE ON TOP LAYER ABOVE DGS
In the case of a spiral inductor, the area on the top layer in the vicinity cannot be re-used. To investigate the possibility of area reuse in the event of a DGS resonator, electric (E-) and magnetic (H-) fields on the top layer are simulated and compared in Figs. 3 and 4, respectively. Fig. 3 shows the E-field distribution on the top layer with and without the proposed DGS. The E-field in Fig. 3(a) remains focused below an MSL in a similar way without the DGS in Fig. 3(b) , and there is not much effect in the vicinity of MSL. However, the fields very close to the MSL are affected. Fig. 4 shows the H-field distribution in the similar condition, where likely in E-field distribution, the effect of the proposed DGS on the H-field distribution is minimum. As with DGS structure, the design worked as band stop filter (BSF), the E-and H-fields are suddenly terminated around half height of the MSL. Moreover, E-and H-fields simulation have been done by placing M1 to M6 above the DGS area, and results show that the characteristics of the square-shaped DGS are merely affected. This opens up a possibility of area-reuse on top layer above DGS to design other system components without affecting the DGS characteristics. The area-reuse will reduce overall chip size and fabrication cost whereas this could not be possible in case of a spiral inductor.
IV. IMPLEMENTATION OF DGS INDUCTOR TO DESIGN A VCO
To prove the concept of DGS resonator, a simple crosscoupled topology as shown in Fig. 5 is designed. PMOS (T 1 , T 2 ) and NMOS (T 3 , T 4 ) are cross-coupled pairs, which generate negative resistance (Z IN ) to cancel the losses of the DGS resonator. At resonance, the DGS can be represented as a parallel LC circuit shown in Fig. 5 . In the first half period of the oscillation, the transistor T1 and T4 are ON, T2 and T3 are OFF, the current through the DGS resonator from left to right, in these second half period is opposite, the current through the DGS resonator from right to left. The equivalent capacitor (C EQ ) is contributed by cross-coupled transistors. The simplified equivalent circuit of the VCO with DGS resonator is shown in Fig. 6 . Generated negative resistance (Z IN ) and oscillation frequency of the VCO (f OSC ) can be calculated using (5) .
where g mn is the transconductance of the NMOS transistors, g mp is the transconductance of the PMOS transistors.
To verify the design, we implemented VCO in both Cadence and Agilent ADS. The scattering parameters (S-parameter) and the impedance parameters (Z-parameter) are obtained after EM simulation by the commercial High Frequency Structure Simulation (HFSS) 13.0 from the Ansoft Corporation. The simulated time domain response for f OSC = 15.83 GHz is shown in Fig. 7 . The comparison of the simulated phase noise for f OSC =15.83GHz is shown in Fig. 8 . Use of DGS resonator in oscillator can reduce phase noise by 5 dB compared with the conventional TSMC inductor (L = 281.2pH) and capacitor (C = 31fF). The lower tail components (L, C, and T5) form a filtered current source [16] and 2ω OSC band pass filter (BPF), to improve phase noise performance of the oscillator. A source inductor and a capacitor in parallel are therefore used to resonate the parasitic of the source node at 2f OSC . This filtering technique improves phase noise by 2.7 dB.
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V. FABRICATION, MEASUREMENT, AND COMPARISON
The designed VCO with an integrated DGS resonator was implemented in 0.18 μm 1P6M CMOS technology. Fig. 9 shows the chip photo of the proposed VCO with squareshaped DGS. The VCO core occupies an area of 440 μm ×190 μm. While, the total area including the RF and DC measurement pads is 600 μm × 600 μm. The measurements are performed with a probe station using on-wafer probing with Infinity RF and Quadrant DC probes from Cascade Microtech. The pads on the left side are the RF infinity probe for the output signals (G-S-G) from the buffer. The pads on the top are the DC probe (P-G-P-P-G-P), is used for supply and bias voltages. The measured output spectrum and phase noise are shown in Figs. 10(a) and 10(b), respectively. The measurement was performed using a Signal Source Analyzer (ROHDE&SCHWARZ FSUP.SSA, 1166.3505.27). The measurement shows that the VCO operates from 15.2 GHz to 16. 12 GHz and the phase noise is 132.08 dBc/Hz at 10 MHz offset with the variation of 3.5 dBc/Hz based on the carrier frequency. Fig. 11 shows the measured phase noise at 1MHz and 10MHz offset frequency. The corresponding frequency tuning range (FTR) is 5.88%. The proposed high Q-factor of square-shaped DGS improves phase noise by 1.5dB in comparison with the recently published high-Q spiral inductor [13] . 
where PN is the phase noise, f OSC is the oscillation frequency; f is the offset frequency, P DC is the DC power consumption of mW. And A is the active area in mm 2 . The DC power consumption is 5mW. The FoM is 189.1 dB. The core area is 0.083 mm 2 that results in a FoM A to be 199.9 dB VOLUME 5, NO. 5, SEPTEMBER 2017 303
which is an improvement of 0. 4 dB and more than 16 dB compared to its counterparts [13] , [14] , respectively in the same technology. The proposed VCO has the highest FoM A among the fabricated designs listed in Table 2 . 
VI. CONCLUSION
A novel method to realize virtual inductance of high Q-factor by using a square-shaped DGS resonator is investigated in CMOS technology. The square-shaped DGS has only one current loop unlikely in H-shape DGS so that it results in a higher inductance of higher Q-factor. Finally, the proposed DGS resonator is employed to design a low phase noise 15GHz-band VCO in 0.18 μm CMOS technology. The FOM and FOM A of the implemented VCO are 189.1 dB and 199.9 dB, respectively.
